

JULY 9-13, 2023
MOSCONE WEST CENTER SAN FRANCISCO, CA, USA

BP-NTT: Fast and Compact in-SRAM Number Theoretic Transform with Bit-Parallel Modular Multiplication

Jingyao Zhang*, Mohsen Imani ${ }^{\dagger}$, Elaheh Sadredini*


## Lattice-based Cryptography is the Future



Post-quantum Cryptography


Homomorphic Encryption

## Lattice-based Cryptography is the Future

- Polynomial Multiplication is the bedrock


Post-quantum Cryptography

Polynomial Multiplication


Homomorphic Encryption


## Polynomial Multiplication is the Bedrock

## Polynomial Multiplication is the Bedrock

an

Polynomial Multiplication
Complexity: $\mathbf{O}\left(\mathrm{n}^{2}\right)$

## Polynomial Multiplication is the Bedrock

- Number Theoretic Transform (NTT) is necessary


Polynomial Multiplication Complexity: $\mathbf{O}\left(\mathrm{n}^{2}\right)$


NTT Acceleration is Essential

## NTT Acceleration is Essential

. From profiling, 32~50\% of execution time is spent on NTT/InvNTT

## NTT Acceleration is Essential

- From profiling, 32~50\% of execution time is spent on NTT/InvNTT


## CRYSTAL-KYBER



## NTT Acceleration is Essential

. From profiling, 32~50\% of execution time is spent on NTT/InvNTT

CRYSTAL-KYBER


CRYSTAL-DILITHIUM


## NTT Acceleration is Hard!

Polynomial coefficients before NTT


## NTT Acceleration is Hard!

> Complicated data dependencies

Polynomial coefficients before NTT


## NTT Acceleration is Hard!

> Complicated data dependencies
> Heavy multiplication with division-based modulo operation

Polynomial coefficients before NTT


## Existing Solutions

## Existing Solutions

LEIA [CICC '18], Sapphire [ISSCC '19], ...

## Existing Solutions

LEIA [CICC '18], Sapphire [ISSCC '19], ...

- Low efficiency
- Frequent data movement


## Existing Solutions

## ASIC

LEIA [CICC '18], Sapphire [ISSCC '19], ...

- Low efficiency
- Frequent data movement
- Limited flexibility
- Dedicated modular multiplier


## Existing Solutions

## ASIC

LEIA [CICC '18], Sapphire [ISSCC '19], ...

- Low efficiency
- Frequent data movement
- Limited flexibility
- Dedicated modular multiplier

How to achieve efficient \& flexible NTT acceleration?

## Existing Solutions



LEIA [CICC '18], Sapphire [ISSCC '19], ...

- Low efficiency
- Frequent data movement
- Limited flexibility
- Dedicated modular multiplier

How to achieve efficient \& flexible NTT acceleration?

## Existing Solutions



LEIA [CICC '18], Sapphire [ISSCC '19], ...

- Low efficiency
- Frequent data movement
- Limited flexibility
- Dedicated modular multiplier

Compute-in-Memory
Recryptor [JSSC '18], Duality Cache [ISCA '19], ...

- Potential high efficiency
- Reduced data movement


## Existing Solutions



LEIA [CICC '18], Sapphire [ISSCC '19], ...

- Low efficiency
- Frequent data movement
- Limited flexibility
- Dedicated modular multiplier


## Compute-in-Memory

Recryptor [JSSC '18], Duality Cache [ISCA '19], ...

- Potential high efficiency
- Reduced data movement
- High flexibility
- General vector processing units


## Challenges for Memory-Centric NTT

## Challenges for Memory-Centric NTT

## Observations:

- Inefficient data layout incurs redundant shifts


## Challenges for Memory-Centric NTT

## Observations:

- Inefficient data layout incurs redundant shifts


## Contribution 1:

Shift-optimized data layout to avoid redundant shifts

## Challenges for Memory-Centric NTT

## Observations:

- Inefficient data layout incurs redundant shifts


## Contribution 1:

Shift-optimized data layout to avoid redundant shifts

- Bit-parallel modular multiplication has unnecessary carry propagations


## Challenges for Memory-Centric NTT

Observations:

- Inefficient data layout incurs redundant shifts


## Contribution 1:

Shift-optimized data layout to avoid redundant shifts

- Bit-parallel modular multiplication has unnecessary carry propagations


## Contribution 2:

Carry-save modular multiplication to avoid carry propagations

## Overview of Our Solution: BP-NTT

## Overview of Our Solution: BP-NTT

BP-NTT repurposes LLC to perform bitline computing

## Overview of Our Solution: BP-NTT

## BP-NTT repurposes LLC to perform bitline computing



## Overview of Our Solution: BP-NTT

## BP-NTT repurposes LLC to perform bitline computing

High security High Throughput㩆

BP-NTT uses shift-optimized data alignment

## Overview of Our Solution: BP-NTT

## BP-NTT repurposes LLC to perform bitline computing

High security


BP-NTT uses shift-optimized data alignment
Low Latency (a)

## Overview of Our Solution: BP-NTT

## BP-NTT repurposes LLC to perform bitline computing

 High security High ThroughputBP-NTT uses shift-optimized data alignment


## BP-NTT employs bit-parallel modular multiplication

## Overview of Our Solution：BP－NTT

BP－NTT repurposes LLC to perform bitline computing
High security High Throughput鋁

BP－NTT uses shift－optimized data alignment Low Latency 国 $\rightarrow$ 屋 Low Energy

## BP－NTT employs bit－parallel modular multiplication

 Low Latency 通
## Overview of Our Solution：BP－NTT

## BP－NTT repurposes LLC to perform bitline computing

 High security High Throughput 場
## BP－NTT uses shift－optimized data alignment

Low Ietency 路 4 周 Low Energy

BP－NTT employs bit－parallel modular multiplication
Iow Iatency

$\square$ Small Area

## BP-NTT: Repurposed LLC

## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]


## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security
- High parallelism



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security
- High parallelism



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security
- High parallelism

| CORE |
| :---: | :---: |
| L1/L2 Cache |
| LLC BP-NTT |



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security
- High parallelism

| CORE |
| :---: |
| L1/L2 Cache |
| LLC BP-NTT |



## BP-NTT: Repurposed LLC

- BP-NTT repurposes LLC to perform bitline computing [1]
- High security
- High parallelism
- < 2\% area overhead in 256x256 array

| CORE |
| :---: |
| LLC $1 /$ L2 Cache |
| BP-NTT |



## Overview of Our Solution: BP-NTT

## BP-NTT repurposes LLC to perform bitline computing High security Figh Throughput

BP-NTT uses shift-optimized data alignment
Low Latency 专 4 度 Low Energy

$$
\begin{gathered}
\text { BP-NTT employs bit-parallel modular multiplication } \\
\text { Low Latency }
\end{gathered}
$$

## Motivation for Shift-optimization

## Motivation for Shift-optimization

- $\sim 50 \%$ operations of 256 -point 16 -bit NTT are shifting in bit-serial


## Motivation for Shift-optimization

ㅁ ${ }^{\sim} 50 \%$ operations of 256 -point 16 -bit NTT are shifting in bit-serial

- Shifting destroys parallelism due to bit-by-bit shift fashion


## BP-NTT: Shift-optimized Data Alignment

## BP-NTT: Shift-optimized Data Alignment



## BP-NTT: Shift-optimized Data Alignment



Step 1: Modular mult

## BP-NTT: Shift-optimized Data Alignment



Step 1: Modular mult

## BP-NTT: Shift-optimized Data Alignment



Step 1: Modular mult
Step 2: Shift \& Write back

## BP-NTT: Shift-optimized Data Alignment



Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub

## BP-NTT: Shift-optimized Data Alignment



Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back

## BP-NTT: Shift-optimized Data Alignment



Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts


Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts


$$
B P-N T T
$$

Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts

$$
\begin{aligned}
& \text { Write back }
\end{aligned}
$$

Step 1: Modular mult
BP-NTT

Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts

$$
\begin{aligned}
& \text { Write back }
\end{aligned}
$$

Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back


Step 1: Modular mult

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts

$$
\begin{aligned}
& \text { Write back }
\end{aligned}
$$

Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back

| n-bit |  |
| :---: | :---: |
| $\begin{aligned} & \sum_{n}^{3} \\ & 0 \\ & \infty \end{aligned}$ | $a_{0}$ |
|  | $a_{1}$ |
|  | $a_{2}$ |
|  | $a_{3}$ |
|  | $a_{4}$ |
|  | $a_{5}$ |
|  | $a_{6}$ |
|  | $a_{7}$ |
|  | $t_{0}$ |

Step 1: Modular mult

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts

$$
\begin{aligned}
& \text { Write back }
\end{aligned}
$$

Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back


Step 1: Modular mult
Step 2: Add \& Sub

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts

$$
\begin{aligned}
& \text { Write back }
\end{aligned}
$$

Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back


Step 1: Modular mult
Step 2: Add \& Sub

## BP-NTT: Shift-optimized Data Alignment

- Inefficient data layout incurs redundant shifts
- 4-step stage is simplified into 2-step


Step 1: Modular mult
Step 2: Shift \& Write back
Step 3: Add \& Sub
Step 4: Shift \& Write back


Step 1: Modular mult
Step 2: Add \& Sub

## BP-NTT: Shift-optimized Data Alignment

- Shift-optimized Data Alignment


Step 1: Modular mult Step 2: Add \& Sub

## BP-NTT: Shift-optimized Data Alignment

- Shift-optimized Data Alignment
- Place coefficient per row


Step 1: Modular mult Step 2: Add \& Sub

## BP-NTT: Shift-optimized Data Alignment

- Shift-optimized Data Alignment
- Place coefficient per row
- No shift operations to align data


Step 1: Modular mult Step 2: Add \& Sub

## BP-NTT: Shift-optimized Data Alignment

- Shift-optimized Data Alignment
- Place coefficient per row
- No shift operations to align data
- Enable bit-parallel multiplication


Step 1: Modular mult Step 2: Add \& Sub

## Overview of Our Solution: BP-NTT

BP-NTT repurposes LLC to perform bitline computing


$$
\begin{aligned}
& \text { BP-NTT uses shift-optimized data alignment } \\
& \text { Low Latency } \quad \Rightarrow \text { 屋 Low Energy }
\end{aligned}
$$

BP-NTT employs bit-parallel modular multiplication Low Latency (3)

## Motivation for carry-save multiplication

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions


## Motivation for carry-save multiplication

- Multiplication is based on multiple additions

$$
\begin{aligned}
& 1111 \\
& \begin{array}{r}
1111 \\
\times 1111
\end{array} \\
& +1111 \\
& \begin{array}{rrrrrr} 
& +1111 & \\
+1111 & & \\
\hline 1 & 1100001
\end{array}
\end{aligned}
$$

Multiplication

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing

$$
\begin{aligned}
& \begin{array}{r}
1111 \\
\times 1111 \\
\hline 1111
\end{array} \\
& \text { + } 1111 \\
& +1111 \\
& \begin{array}{l}
+1111 \\
\hline 11100001
\end{array}
\end{aligned}
$$

Multiplication

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing
- High computing complexity
$\left.\begin{array}{rlrllll} & & & 1 & 1 & 1 & 1 \\ & & & & 1 & 1 & 1\end{array}\right]$

Multiplication

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing
- High computing complexity



## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing
- High computing complexity

$$
\begin{aligned}
& \begin{array}{rlllll} 
& 1 & 1 & 1 & 1 \\
\times & 1 & 1 & 1 & 1 \\
\hline & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & \\
1 & 1 & 1 & & \\
\hline & 1 & & & \\
\hline & 0 & 0 & 0 & 0 & 1
\end{array} \\
& \text { Multiplication } \\
& \text { Complexity: } \mathrm{O}\left(\mathrm{n}^{2}\right)
\end{aligned}
$$



Addition

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing
- High computing complexity



Addition Complexity: $\mathrm{O}(\mathrm{n})$

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing
- High computing complexity
- Low parallelism (require extra columns for overflow bits)



Addition Complexity: $\mathrm{O}(\mathrm{n})$

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing
- High computing complexity
- Low parallelism (require extra columns for overflow bits)


Multiplication
Complexity: $\mathrm{O}\left(\mathrm{n}^{2}\right)$


Addition Complexity: $\mathrm{O}(\mathrm{n})$

## Motivation for carry-save multiplication

- Multiplication is based on multiple additions
- Carry propagation ruins the parallelism from in-SRAM computing
- High computing complexity
- Low parallelism (require extra columns for overflow bits)



## BP-NTT: Bit-Parallel Modular Multiplication

## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations


## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations


Carry-propagation
Addition Complexity: O(n)

## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations



## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations


Carry-propagation
n iters

Addition Complexity: O(n)

Carry-save Addition
Complexity: O(1)

| $\begin{array}{llll} 0 & 0 & 0 & 1 \\ \hline 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0 \end{array}$ |
| :---: |
|  |  |
|  |  |

## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations
- Multiplication $\mathbf{O}\left(\mathbf{n}^{2}\right)$ is reduced into $\mathbf{O}(\mathrm{n})$ inspired by carry-save addition

Sum: | 1 | 1 | 1 | 1 | 1 |
| ---: | :--- | :--- | :--- | :--- |
| +0 | 0 | 0 | 1 |  |
|  | 1 | 1 | 0 |  | XOR

| Carry: | 0 | 0 | 0 | 1 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sum: | 0 | 1 | 1 | 0 | 0 | XOR |  |
|  | 0 | 0 | 0 | 1 | 0 | AND |  |$\quad$ BP-NTT


| 1 1 1  <br> + 0 0 0 |  |  |  |  |  |
| ---: | :--- | :--- | :--- | :--- | :--- |
| Sum | 1 | 1 | 1 | 0 | XOR |
| Carry: | 0 | 0 | 0 | 1 | AND |

Carry-save Addition
Complexity: O(1)

Carry-propagation
n iters
Carry: 00010

Addition Complexity: O(n)

## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations
- Multiplication $\mathbf{O}\left(\mathbf{n}^{2}\right)$ is reduced into $\mathbf{O}(\mathrm{n})$ inspired by carry-save addition



## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations
- Multiplication $\mathbf{O}\left(\mathbf{n}^{2}\right)$ is reduced into $\mathbf{O}(\mathrm{n})$ inspired by carry-save addition

Sum: \begin{tabular}{rlllll}

1 \& | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | \& 1 <br>

0 \& 1 \& 0
\end{tabular} XOR

| Carry: | 0 | 0 | 0 | 1 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sum: | 0 | 1 | 1 | 0 | 0 | XOR |  |
|  | 0 | 0 | 0 | 1 | 0 | AND |  |$\quad$ BP-NTT

Carry: 00010

Carry-propagation
n iters
Addition Complexity: O(n)


4-bit results
Carry-save Addition
Complexity: O(1)

## BP-NTT: Bit-Parallel Modular Multiplication

- Bit-parallel modular multiplication has unnecessary carry propagations
- Multiplication $\mathbf{O}\left(\mathbf{n}^{2}\right)$ is reduced into $\mathbf{O}(\mathrm{n})$ inspired by carry-save addition

Sum: \begin{tabular}{rlll}
1 \& 1 \& 1 \& 1 <br>
+ \& 0 \& 0 \& 0

 1 

1 <br>
1
\end{tabular} 1100 XOR

| Carry: | 0 | 0 | 0 | 1 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sum: | 0 | 1 | 1 | 0 | 0 | XOR | $B P-N T T$ |
|  | 0 | 0 | 0 | 1 | 0 | AND |  |

Carry: 00010

Carry-propagation
Addition Complexity: O(n)


4-bit results
Carry-save Addition
Complexity: O(1)
Check paper for details

## BP-NTT: Overall Architecture

## BP-NTT: Overall Architecture

High-performance, low-overhead, energy-efficient and flexible NTT engine

## BP-NTT: Overall Architecture

High-performance, low-overhead, energy-efficient and flexible NTT engine


## BP-NTT: Overall Architecture

High-performance, low-overhead, energy-efficient and flexible NTT engine


Security \& Flexibility

## BP-NTT: Overall Architecture

High-performance, low-overhead, energy-efficient and flexible NTT engine


Security \& Flexibility


## BP-NTT: Overall Architecture

High-performance, low-overhead, energy-efficient and flexible NTT engine


Security \& Flexibility


Throughput \& Low-overhead

## BP-NTT: Overall Architecture

High-performance, low-overhead, energy-efficient and flexible NTT engine


Input: $n$-bit $A=\left(a_{n-1}, \ldots, a_{0}\right), B=\left(b_{n-1}, \ldots, b_{0}\right), M<R=2^{n}$, where $n>2$ and $M \perp R$
Output: $A B R^{-1} \bmod M$
Sum $:=\left(s_{n-1}, \ldots, s_{0}\right)=0 \quad / /$ Initialize
: Carry $:=\left(c_{n-1}, \ldots, c_{0}\right)=0$
$/ / P=0$
$P:=$ Sum + Carry $\ll 1$
for $i=0, n-1$ do
// Implicit compare
if $a_{i}==1$ then
$c 1, s 1=\{\operatorname{Sum} \& B, \operatorname{sum} \oplus B\}$
Carry $\ll 1$
$<-$ Oberservation 1
$c 2$, Sum $=\{$ Carry $\& s 1$, Carry $\oplus s 1\}$
Carry $=c 1 \mid c 2$
$/ / P=P+a_{i} B$
end if
$m=(\mathrm{LSB}($ Sum $)==1) ? M: 0 \quad / / m=M$ or 0
$c 1, s 1=\{\operatorname{Sum} \& m, \operatorname{Sum} \oplus m\}$
$s 1 \gg 1$
$c 2, s 2=\{s 1 \& c 1, s 1 \oplus c 1\}$
c3, Sum $=\{$ Carry \& s2, Carry $\oplus$ s2 $\}$
Carry $=c 2 \mid c 3 \quad / / P=P+m ; P \gg 1$
end for

Throughput \& Low-overhead

## BP-NTT: Overall Architecture

## High-performance, low-overhead, energy-efficient and flexible NTT engine



Throughput \& Low-overhead

## Evaluation Methodology

- Tools:
- PyMTL3 and OpenRAM for generating SRAM arrays
- Synopsys Design Compiler for extracting latencies
- Cadence Innovus for area consumption
- The array size of BP-NTT is $256 \times 256$ following the ARM Cortex-MO+ microcontroller
- Area consumptions of in-ReRAM baselines are from DESTINY simulator
- Optimistically estimated with only subarray area consumption excluding complex peripheral circuitry

[^0]
## Comparison among Designs

## Comparison among Designs

- Results are normalized to BP-NTT


## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT



## Comparison among Designs

- Results are normalized to BP-NTT


Flexibility Analysis

## Flexibility Analysis

- With fixed polynomial order of 256
\# \#Clock Cycles (10^6) ■ Energy (uJ/NTT)



## Flexibility Analysis

- With fixed polynomial order of 256



## Flexibility Analysis

- With fixed polynomial order of 256

- With fixed bitwidth of 16
- \#Clock Cycles (10^6) ■ Energy (uJ/NTT)



## Flexibility Analysis

- With fixed polynomial order of 256


Bitwidth

- With fixed bitwidth of 16



## Conclusion

## Conclusion

BP-NTT repurposes LLC to perform bitline computing
(造)

## Conclusion

## BP-NTT repurposes LLC to perform bitline computing

BP-NTT uses shift-optimized data alignment

## Conclusion

## BP-NTT repurposes LLC to perform bitline computing

BP-NTT uses shift-optimized data alignment

BP-NTT employs bit-parallel modular multiplication

## Conclusion

## BP-NTT repurposes LLC to perform bitline computing

BP-NTT uses shift-optimized data alignment

BP-NTT employs bit-parallel modular multiplication

BP-NTT can achieve up to 138x throughput-per-power than state-of-the-art with minimal area


Q\&A


[^0]:    Jiang, Shunning, et al. "PyMTL3: A Python framework for open-source hardware modeling, generation, simulation, and verification." MICRO'20. Guthaus, Matthew R., et al. "OpenRAM: An open-source memory compiler." ICCAD’16

