





â

Jingyao Zhang\*, Mohsen Imani<sup>+</sup>, Elaheh Sadredini<sup>\*</sup>



#### Lattice-based Cryptography is the Future



Post-quantum Cryptography



#### Homomorphic Encryption

#### Lattice-based Cryptography is the Future

Polynomial Multiplication is the bedrock



#### **Polynomial Multiplication is the Bedrock**

#### **Polynomial Multiplication is the Bedrock**



Polynomial Multiplication Complexity: **O(n<sup>2</sup>)** 

#### **Polynomial Multiplication is the Bedrock**

Number Theoretic Transform (NTT) is necessary

 $\begin{array}{c}
a_0 \\
a_1 \\
a_2 \\
a_3
\end{array}$   $\begin{array}{c}
b_0 \\
b_1 \\
b_2 \\
b_3
\end{array}$ 

Polynomial Multiplication Complexity: **O(n<sup>2</sup>)** 



□ From profiling, 32~50% of execution time is spent on NTT/InvNTT

□ From profiling, 32~50% of execution time is spent on NTT/InvNTT

## **CRYSTAL-KYBER** Keccak 32% NTT&InvNTT 32%

□ From profiling, 32~50% of execution time is spent on NTT/InvNTT



Polynomial coefficients before NTT



Polynomial coefficients after NTT

3-stage Cooley-Tukey butterfly

#### **NTT Acceleration is Hard!**

Complicated data dependencies

Polynomial coefficients before NTT



Polynomial coefficients after NTT

3-stage Cooley-Tukey butterfly

#### **NTT Acceleration is Hard!**

- Complicated data dependencies
- Heavy multiplication with division-based modulo operation

Polynomial coefficients before NTT



Polynomial coefficients after NTT

3-stage Cooley-Tukey butterfly







LEIA [CICC '18], Sapphire [ISSCC '19], ...

- **Low efficiency** 
  - Frequent data movement
- **Limited flexibility** 
  - Dedicated modular multiplier



LEIA [CICC '18], Sapphire [ISSCC '19], ...

- **Low efficiency** 
  - Frequent data movement
- Limited flexibility
  - Dedicated modular multiplier











# ASIC LEIA [CICC '18], Sapphire [ISSCC '19], ... Low efficiency Frequent data movement Limited flexibility

Dedicated modular multiplier

Compute-in-Memory

Recryptor [JSSC '18], Duality Cache [ISCA '19], ...



- Potential high efficiency
  - Reduced data movement
- High flexibility
  - General vector processing units



8

#### **Observations:**

□ Inefficient data layout incurs *redundant shifts* 

**Observations:** 

Inefficient data layout incurs *redundant shifts* 

#### **Contribution 1:**

Shift-optimized data layout to avoid redundant shifts

**Observations:** 

Inefficient data layout incurs *redundant shifts* 

#### **Contribution 1:**

Shift-optimized data layout to avoid redundant shifts

□ Bit-parallel modular multiplication has *unnecessary carry propagations* 

**Observations:** 

Inefficient data layout incurs redundant shifts

#### **Contribution 1:**

Shift-optimized data layout to avoid redundant shifts

□ Bit-parallel modular multiplication has *unnecessary carry propagations* 

#### **Contribution 2:**

**Carry-save modular multiplication** to avoid *carry propagations* 

#### **BP-NTT** repurposes LLC to perform bitline computing

#### **BP-NTT** repurposes LLC to perform bitline computing





#### **BP-NTT** repurposes LLC to perform bitline computing



### High Throughput

#### **BP-NTT** uses shift-optimized data alignment

#### **BP-NTT** repurposes LLC to perform bitline computing





#### **BP-NTT** uses shift-optimized data alignment Low Latency 💮 🛩 🎽 Low Energy







# BP-NTT uses shift-optimized data alignmentLow Latency 👸 🛩 🎽 🛐 Low Energy

#### **BP-NTT** employs bit-parallel modular multiplication







**BP-NTT** uses shift-optimized data alignment Low Latency 👸 🛩 🛛 🎽 Low Energy

**BP-NTT** employs bit-parallel modular multiplication



#### **BP-NTT** repurposes LLC to perform bitline computing





#### **BP-NTT** uses shift-optimized data alignment Low Latency 👸 🛩 🎽 🛐 Low Energy

**BP-NTT** employs bit-parallel modular multiplication



#### **BP-NTT:** Repurposed LLC

[1] Aga, Shaizeen, et al. "Compute caches." HPCA 2017
□ *BP-NTT* repurposes LLC to perform bitline computing [1]

□ *BP-NTT* repurposes LLC to perform bitline computing [1]



□ *BP-NTT* repurposes LLC to perform bitline computing [1]



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*
  - High *parallelism*



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*



- □ *BP-NTT* repurposes LLC to perform bitline computing [1]
  - High *security*
  - High *parallelism*



BLB

BL

# **Overview of Our Solution: BP-NTT**



**BP-NTT** employs bit-parallel modular multiplication



# **Motivation for Shift-optimization**

# **Motivation for Shift-optimization**

□ ~50% operations of 256-point 16-bit NTT are shifting in bit-serial

# **Motivation for Shift-optimization**

□ ~50% operations of 256-point 16-bit NTT are shifting in bit-serial

□ Shifting destroys parallelism due to bit-by-bit shift fashion

n bits	$a_0$	$a_1$	$a_2$	$a_3$	$a_4$	$a_5$	$a_6$	$a_7$
					$\zeta_1$	$\zeta_1$	$\zeta_1$	$\zeta_1$



Step 1: Modular mult



Step 1: Modular mult



#### Step 1: Modular mult Step 2: Shift & Write back



Step 1: Modular mult Step 2: Shift & Write back Step 3: Add & Sub



Step 1: Modular mult Step 2: Shift & Write back Step 3: Add & Sub Step 4: Shift & Write back



Write back

Step 1: Modular mult Step 2: Shift & Write back Step 3: Add & Sub Step 4: Shift & Write back

Inefficient data layout incurs redundant shifts



Write back



Inefficient data layout incurs redundant shifts



Write back

BP-NTT











Step 2: Shift & Write back

Step 4: Shift & Write back

Step 3: Add & Sub



Step 1: Modular mult





Step 1: Modular mult Step 2: Shift & Write back Step 3: Add & Sub Step 4: Shift & Write back

Step 1: Modular mult



Step 4: Shift & Write back



14



Step 4: Shift & Write back



14

Step 2: Add & Sub



□ 4-step stage is simplified into 2-step









n-bit



Shift-optimized Data Alignment



- Shift-optimized Data Alignment
  - Place coefficient per row



#### Shift-optimized Data Alignment

- Place coefficient per row
- No shift operations to align data



#### Shift-optimized Data Alignment

- Place coefficient per row
- No shift operations to align data
- Enable bit-parallel multiplication



# **Overview of Our Solution: BP-NTT**



**BP-NTT** employs bit-parallel modular multiplication


Multiplication is based on multiple additions

17

Multiplication is based on multiple additions



- Multiplication is based on multiple additions
- **Carry propagation** ruins the parallelism from in-SRAM computing



- Multiplication is based on multiple additions
- **Carry propagation** ruins the parallelism from in-SRAM computing
  - High computing complexity



- Multiplication is based on multiple additions
- **Carry propagation** ruins the parallelism from in-SRAM computing
  - High computing complexity



- Multiplication is based on multiple additions
- **Carry propagation** ruins the parallelism from in-SRAM computing
  - High computing complexity





- Multiplication is based on multiple additions
- **Carry propagation** ruins the parallelism from in-SRAM computing
  - High computing complexity





- Multiplication is based on multiple additions
- □ Carry propagation ruins the parallelism from in-SRAM computing
  - High computing complexity
  - Low parallelism (require extra columns for overflow bits)





- Multiplication is based on multiple additions
- □ Carry propagation ruins the parallelism from in-SRAM computing
  - High computing complexity
  - Low parallelism (require extra columns for overflow bits)





- Multiplication is based on multiple additions
- □ Carry propagation ruins the parallelism from in-SRAM computing
  - High computing complexity
  - Low parallelism (require extra columns for overflow bits)



□ Bit-parallel modular multiplication has *unnecessary carry propagations* 

□ Bit-parallel modular multiplication has *unnecessary carry propagations* 



□ Bit-parallel modular multiplication has *unnecessary carry propagations* 



**BP-NTT** 

□ Bit-parallel modular multiplication has *unnecessary carry propagations* 



- □ Bit-parallel modular multiplication has *unnecessary carry propagations*
- □ Multiplication O(n<sup>2</sup>) is reduced into O(n) inspired by carry-save addition



- □ Bit-parallel modular multiplication has *unnecessary carry propagations*
- □ Multiplication O(n<sup>2</sup>) is reduced into O(n) inspired by carry-save addition



- □ Bit-parallel modular multiplication has *unnecessary carry propagations*
- □ Multiplication O(n<sup>2</sup>) is reduced into O(n) inspired by carry-save addition



- □ Bit-parallel modular multiplication has *unnecessary carry propagations*
- □ Multiplication O(n<sup>2</sup>) is reduced into O(n) inspired by carry-save addition











**Throughput & Low-overhead** 

#### High-performance, low-overhead, energy-efficient and flexible NTT engine



#### Throughput & Low-overhead

<b>Input:</b> <i>n</i> -bit $A = (a_{n-1},, a_0), B = (b_{n-1},, b_0), M < R = 2^n$ , where $n > 2$ and $M \perp R$ Output: $A B B^{-1} \mod M$		
1: Sum := $(s_{m-1}, \dots, s_0) = 0$ //Initialize		
2: Carry := $(c_{n-1},, c_0) = 0$		
3: $P := \text{Sum} + \text{Carry} << 1$ // $P = 0$		
4: for $i = 0, n - 1$ do		
5:	if $a_i == 1$ then	// Implicit compare
6:	$c1, s1 = \{ { t Sum\&} B, { t Sum\oplus} B \}$	
7:	Carry << 1	< Oberservation 1
8:	<i>c2</i> , Sum = {Carry & <i>s1</i> , Carry	$q \oplus s1\}$
9:	Carry = c1   c2	$I\!\!I P = P + a_i B$
10:	end if	
11:	m = (LSB(Sum) == 1) ? M : 0	Hm = M or 0
12:	$c1,s1 = \{ \texttt{Sum}\&m,\texttt{Sum}\oplus m \}$	
13:	s1 >> 1	< Oberservation 2
14:	$c2, s2 = \{s1 \& c1, s1 \oplus c1\}$	
15:	$c3$ , Sum = {Carry & $s2$ , Carry $\oplus$	<i>s2</i> }
16:	$Carry = c^2   c^3$	P = P + m; P >> 1
17: end for		



**Throughput & Low-overhead** 

# **Evaluation Methodology**

□ Tools:

- PyMTL3 and OpenRAM for generating SRAM arrays
- Synopsys Design Compiler for extracting latencies
- Cadence Innovus for area consumption
- The array size of BP-NTT is 256×256 following the ARM Cortex-M0+ microcontroller
- □ Area consumptions of in-ReRAM baselines are from DESTINY simulator
  - Optimistically estimated with only subarray area consumption excluding complex peripheral circuitry

Jiang, Shunning, et al. "PyMTL3: A Python framework for open-source hardware modeling, generation, simulation, and verification." MICRO'20. Guthaus, Matthew R., et al. "OpenRAM: An open-source memory compiler." ICCAD'16. Poremba, Matt, et al. "Destiny: A tool for modeling emerging 3d nvm and edram caches." DATE'15. Nagarajan, Karthikeyan, et al. "SHINE: A novel SHA-3 implementation using ReRAM-based in-memory computing." ISLPED'19




















□ With fixed polynomial order of 256







#### □ With fixed bitwidth of 16





#### Conclusion



#### **BP-NTT** repurposes LLC to perform bitline computing





**BP-NTT** repurposes LLC to perform bitline computing



**BP-NTT** uses shift-optimized data alignment





**BP-NTT** repurposes LLC to perform bitline computing







**BP-NTT** employs bit-parallel modular multiplication

**BP-NTT** uses shift-optimized data alignment



#### 23

#### **BP-NTT** can achieve up to 138x throughput-per-power than state-of-the-art with minimal area

**BP-NTT** employs bit-parallel modular multiplication





**BP-NTT** repurposes LLC to perform bitline computing

Conclusion









