

Inhale: Enabling High-Performance and Energy-Efficient In-SRAM Cryptographic Hash for IoT

Jingyao Zhang, Elaheh Sadredini

2022 IEEE/ACM International Conference on Computer-Aided Design



Why IoT security is crucial


Why IoT security is crucial



Healthcare industry



Home



Government


Why IoT security is crucial



Healthcare industry



Home



Government



ECG monitor




Smart lock



Security camera

IoT attacks are happening now!


IoT attacks are happening now!



CRIME

How your smart home devices can be turned against you

IoT attacks are happening now!



‘Internet of things’ or ‘vulnerability of everything’? Japan will hack its own citizens to find out



By [James Griffiths](#), CNN

Published 9:59 PM EST, Fri February 1, 2019

IoT attacks are happening now!



The screenshot shows a news article from The New York Times. The top navigation bar includes categories like Home, News, Sport, Reel, Worklife, Travel, and Future. Below that, regional sections like World, Africa, Americas, Asia, Australia, China, Europe, India, Middle East, and United Kingdom are listed. The article title is "Somebody's Watching: Hackers Breach Ring Home Security Cameras". The author's name is partially visible as "E F". The text of the article begins with "Unnerved owners of the devices reported recent hacks in four states. The company reminded customers not to recycle passwords and user names."

B B C | Home News Sport Reel Worklife Travel Future ... 🔍

F | CNN World Africa Americas Asia Australia China Europe India Middle East United Kingdom

'In' **The New York Times** 

SUBSCRIBE FOR \$1/WEEK

Somebody's Watching: Hackers Breach Ring Home Security Cameras

E F

Unnerved owners of the devices reported recent hacks in four states. The company reminded customers not to recycle passwords and user names.

IoT attacks are happening now! IoT security is urgent!

The screenshot shows a news article from The New York Times. The top navigation bar includes logos for BBC and a user profile icon, followed by menu items: Home, News, Sport, Reel, Worklife, Travel, Future, and a search icon. Below this is a secondary navigation bar with a hamburger menu, the CNN logo, and regional categories: World, Africa, Americas, Asia, Australia, China, Europe, India, Middle East, and United Kingdom. The article title is "Somebody's Watching: Hackers Breach Ring Home Security Cameras" by E. F. The sub-headline reads "Unnerved owners of the devices reported recent hacks in four states. The company reminded customers not to recycle passwords and user names." A "SUBSCRIBE FOR \$1/WEEK" link is visible in the top right corner of the article area.

World Africa Americas Asia Australia China Europe India Middle East United Kingdom

The New York Times

SUBSCRIBE FOR \$1/WEEK

Somebody's Watching: Hackers Breach Ring Home Security Cameras

Unnerved owners of the devices reported recent hacks in four states. The company reminded customers not to recycle passwords and user names.

IoT attacks are happening now!

IoT security is urgent!

The screenshot shows a news website interface. At the top, there are navigation links for 'Home', 'News', 'Sport', 'Reel', 'Worklife', 'Travel', and 'Future'. Below this is a regional navigation bar with 'World', 'Africa', 'Americas', 'Asia', 'Australia', 'China', 'Europe', 'India', 'Middle East', and 'United Kingdom'. The main header features the 'The New York Times' logo and a user profile icon. On the left side, there is a vertical navigation menu with 'In', 'ev', and 'cit' visible, along with a profile picture and the letters 'E' and 'F'. The main content area displays a banner for the NIST Cybersecurity for IoT Program. The banner includes the NIST logo, a search bar labeled 'Search NIST', and a 'Menu' button. Below the logo, it reads 'Information Technology Laboratory /Applied Cybersecurity Division'. The main headline is 'NIST CYBERSECURITY FOR IOT PROGRAM', followed by a quote: 'The Cybersecurity for IoT Program's mission is to cultivate trust in the IoT and foster an environment that enables innovation on a global scale through standards, guidance, and related tools.'

IoT attacks are happening now! IoT security is urgent!

'In'
ev
cit

The New York Times




An official website of the United States government [Here's how you know](#) ▾

NIST Search NIST Menu

Information Technology Laboratory / Applied Cybersecurity Division

THE WHITE HOUSE

NIST CYBERSECURITY LABELING FOR IOT



Yesterday, the White House convened leaders from the private sector, academic institutions, and the U.S. Government to advance a national cybersecurity labeling program for Internet-of-Things (IoT) devices. The Biden-

MENU

Foundation of IoT security

Foundation of IoT security

- ❑ IoT security highly relies on data integrity to authenticate identity

Foundation of IoT security

- ❑ IoT security highly relies on data integrity to authenticate identity
- ❑ In engineering, cryptographic hash algorithm is adopted for data integrity

Foundation of IoT security

- ❑ IoT security highly relies on data integrity to authenticate identity
- ❑ In engineering, cryptographic hash algorithm is adopted for data integrity
- ❑ **Practically infeasible to invert or reverse the hash computation**

Example: Secure Communication

- Hashing can provide Data Integrity and Identity Authentication



Example: Secure Communication

- **Hashing** can provide **Data Integrity** and **Identity Authentication**
 - They establish a mutual *Secret Key* with **key encapsulation mechanism (KEM)**



Example: Secure Communication

- **Hashing** can provide **Data Integrity** and **Identity Authentication**
 - They establish a mutual *Secret Key* with **key encapsulation mechanism (KEM)**



Example: Secure Communication

- **Hashing** can provide **Data Integrity** and **Identity Authentication**
 - They establish a mutual *Secret Key* with **key encapsulation mechanism (KEM)**
 - Alice combines *Message* + *Secret Key* to create *Digest* by **Hashing**



Example: Secure Communication

- **Hashing** can provide **Data Integrity** and **Identity Authentication**
 - They establish a mutual *Secret Key* with **key encapsulation mechanism (KEM)**
 - Alice combines *Message* + *Secret Key* to create *Digest* by **Hashing**



Example: Secure Communication

- **Hashing** can provide **Data Integrity** and **Identity Authentication**
 - They establish a mutual *Secret Key* with **key encapsulation mechanism (KEM)**
 - Alice combines *Message* + *Secret Key* to create *Digest* by **Hashing**
 - Bob verifies by calculating **Hash** of *Message* + *Secret Key*



Example: Secure Communication

- **Hashing** can provide **Data Integrity** and **Identity Authentication**
 - They establish a mutual *Secret Key* with **key encapsulation mechanism (KEM)**
 - Alice combines *Message* + *Secret Key* to create *Digest* by **Hashing**
 - Bob verifies by calculating **Hash** of *Message* + *Secret Key*
 - *Message* was not modified in transit ----- **Integrity**



Example: Secure Communication

- **Hashing** can provide **Data Integrity** and **Identity Authentication**
 - They establish a mutual *Secret Key* with **key encapsulation mechanism (KEM)**
 - Alice combines *Message* + *Secret Key* to create *Digest* by **Hashing**
 - Bob verifies by calculating **Hash** of *Message* + *Secret Key*
 - *Message* was not modified in transit ----- **Integrity**
 - Alice had the identical *Secret Key* ----- **Authentication**



Cryptographic hash algorithm

- ❑ IoT security highly relies on data integrity to authenticate identity
- ❑ In engineering, cryptographic hash algorithm is adopted for data integrity
- ❑ **Practically infeasible to invert or reverse the hash computation**

Cryptographic hash algorithm

- ❑ IoT security highly relies on data integrity to authenticate identity
- ❑ In engineering, cryptographic hash algorithm is adopted for data integrity
- ❑ **Practically infeasible to invert or reverse the hash computation**




Transport Layer Security
in IoT (Amazon IoT Core)

Cryptographic hash algorithm

- ❑ IoT security highly relies on data integrity to authenticate identity
- ❑ In engineering, **cryptographic hash algorithm** is adopted for data integrity
- ❑ **Practically infeasible to invert or reverse the hash computation**



Transport Layer Security
in IoT (Amazon IoT Core)



Quantum-resistant TLS
in IoT

More challenges in IoT Era

More challenges in IoT Era

- ❑ Attackers can **effortlessly** obtain physical access to edge devices

More challenges in IoT Era

- ❑ Attackers can **effortlessly** obtain physical access to edge devices
- ❑ **Hardware resources** are **highly constrained** in IoT devices

More challenges in IoT Era

- ❑ Attackers can **effortlessly** obtain physical access to edge devices
- ❑ **Hardware resources** are **highly constrained** in IoT devices
- ❑ **Performance** matters especially in **internet of vehicles**

More challenges in IoT Era

- ❑ Attackers can **effortlessly** obtain physical access to edge devices
- ❑ **Hardware resources** are **highly constrained** in IoT devices
- ❑ **Performance** matters especially in **internet of vehicles**
- ❑ **Energy consumption** matters since IoT is powered by **battery**

More challenges in IoT Era


- ❑ Attackers can **effortlessly** obtain physical access to edge devices
- ❑ **Hardware resources** are **highly constrained** in IoT devices
- ❑ **Performance** matters especially in **internet of vehicles**
- ❑ **Energy consumption** matters since IoT is powered by **battery**

Demand for **low-latency, high-throughput** and **energy-efficient** hashing in IoT devices

△ Challenges: Performance, Energy, Area


△ Challenges: Performance, Energy, Area

- Dedicated hardware engine on chip (ISSCC'16)



△ Challenges: Performance, Energy, Area


- **Dedicated hardware engine on chip (ISSCC'16)**
 - Low throughput



△ Challenges: Performance, Energy, Area

□ Dedicated hardware engine on chip (ISSCC'16)


- Low throughput
- High area overhead on chip



△ Challenges: Performance, Energy, Area

□ Dedicated hardware engine on chip (ISSCC'16)

- Low throughput
- High area overhead on chip




□ General-purpose in-memory acceleration (JSSC'18)

△ Challenges: Performance, Energy, Area


□ Dedicated hardware engine on chip (ISSCC'16)

- Low throughput
- High area overhead on chip



□ General-purpose in-memory acceleration (ISSCC'18)


- High latency



△ Challenges: Performance, Energy, Area


□ Dedicated hardware engine on chip (ISSCC'16)

- Low throughput
- High area overhead on chip



□ General-purpose in-memory acceleration (ISSCC'18)


- High latency
- Low throughput per unit area



△ Challenges: Performance, Energy, Area


❑ Dedicated hardware engine on chip (ISSCC'16)

- Low throughput
- High area overhead on chip




❑ General-purpose in-memory acceleration (ISSCC'18)

- High latency
- Low throughput per unit area




❑ Dedicated in-memory acceleration (ISLPED'19)



△ Challenges: Performance, Energy, Area


□ Dedicated hardware engine on chip (ISSCC'16)

- Low throughput
- High area overhead on chip




□ General-purpose in-memory acceleration (ISSCC'18)

- High latency
- Low throughput per unit area



□ Dedicated in-memory acceleration (ISLPED'19)


- High area overhead



△ Challenges: Performance, Energy, Area


❑ Dedicated hardware engine on chip (ISSCC'16)

- Low throughput
- High area overhead on chip




❑ General-purpose in-memory acceleration (ISSCC'18)

- High latency
- Low throughput per unit area



❑ Dedicated in-memory acceleration (ISLPED'19)


- High area overhead
- Low generality



△ Challenges: Performance, Energy, Area

□ Dedicated hardware engine on chip (ISSCC'16)


- Low throughput
- High area overhead on chip



Demand for **low-latency, high-throughput, energy-efficient, low-overhead** hashing in IoT

□ Dedicated in-memory acceleration (ISLPED'19)

- High area overhead
- Low generality



Overview of Our Solution: *Inhale*

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing**

- Perform all the operations within the chip (trusted computing base)

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**
 - Perform all the operations within the chip (trusted computing base)

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**
 - Perform all the operations within the chip (trusted computing base)
- ❑ **Bitline Computing**
 - Repurpose SRAM subarrays into active large vector computation units

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**
 - Perform all the operations within the chip (trusted computing base)
- ❑ **Bitline Computing -> high throughput**
 - Repurpose SRAM subarrays into active large vector computation units

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**
 - Perform all the operations within the chip (trusted computing base)
- ❑ **Bitline Computing -> high throughput**
 - Repurpose SRAM subarrays into active large vector computation units
- ❑ **Shift-optimized Data Alignment**
 - Implicitly perform inter-lane shift operations via the controller

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**
 - Perform all the operations within the chip (trusted computing base)
- ❑ **Bitline Computing -> high throughput**
 - Repurpose SRAM subarrays into active large vector computation units
- ❑ **Shift-optimized Data Alignment -> low latency, energy**
 - Implicitly perform inter-lane shift operations via the controller

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**
 - Perform all the operations within the chip (trusted computing base)
- ❑ **Bitline Computing -> high throughput**
 - Repurpose SRAM subarrays into active large vector computation units
- ❑ **Shift-optimized Data Alignment -> low latency, energy**
 - Implicitly perform inter-lane shift operations via the controller
- ❑ **In-Place Read/Write Strategy**
 - Carefully design read/write order and address to save memory capacity

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**
 - Perform all the operations within the chip (trusted computing base)
- ❑ **Bitline Computing -> high throughput**
 - Repurpose SRAM subarrays into active large vector computation units
- ❑ **Shift-optimized Data Alignment -> low latency, energy**
 - Implicitly perform inter-lane shift operations via the controller
- ❑ **In-Place Read/Write Strategy -> low overhead**
 - Carefully design read/write order and address to save memory capacity

Overview of Our Solution: *Inhale*

- ❑ **On-chip Hashing -> high security level**

- Perform all the operations within the chip (trusted computing base)

Inhale can achieve **up to 14x** throughput-per-area, **172x** throughput-per-area-per-energy than state-of-the-art


- ❑ **In-Place Read/Write Strategy -> low overhead**

- Carefully design read/write order and address to save memory capacity

Bitline Computing used in *Inhale*

Bitline Computing used in *Inhale*


□ Bitline Computing [1]



Bitline Computing used in *Inhale*

□ Bitline Computing [1]


- Activate two wordlines simultaneously



Bitline Computing used in *Inhale*

□ Bitline Computing [1]


- Activate two wordlines simultaneously
- Inherently perform logic operations



Bitline Computing used in *Inhale*

□ Bitline Computing [1]


- Activate two wordlines simultaneously
- Inherently perform logic operations
 - NOR



Bitline Computing used in *Inhale*

□ Bitline Computing [1]


- Activate two wordlines simultaneously
- Inherently perform logic operations
 - NOR
 - AND



Bitline Computing used in *Inhale*

□ Bitline Computing [1]


- Activate two wordlines simultaneously
- Inherently perform logic operations
 - NOR
 - AND
- Additionally support other logic operations



Bitline Computing used in *Inhale*

□ Bitline Computing [1]


- Activate two wordlines simultaneously
- Inherently perform logic operations
 - NOR
 - AND
- Additionally support other logic operations
 - XOR



Bitline Computing used in *Inhale*

□ Bitline Computing [1]

- Activate two wordlines simultaneously
- Inherently perform logic operations
 - NOR
 - AND
- Additionally support other logic operations
 - XOR




Sense Amplifier Design

Bitline Computing used in *Inhale*

□ Bitline Computing [1]

- Activate two wordlines simultaneously
- Inherently perform logic operations
 - NOR
 - AND
- Additionally support other logic operations
 - XOR
- Provide high parallelism



Sense Amplifier Design

Motivation for shift-optimization

Motivation for shift-optimization


- 76% operations of SHA-3 are **shifting** in a vanilla PIM architecture

Motivation for shift-optimization

- 76% operations of SHA-3 are **shifting** in a vanilla PIM architecture
- 90% shifting operations are **inter-lane**


Motivation for shift-optimization

- ❑ 76% operations of SHA-3 are **shifting** in a vanilla PIM architecture
- ❑ 90% shifting operations are **inter-lane**




Motivation for shift-optimization

- ❑ 76% operations of SHA-3 are **shifting** in a vanilla PIM architecture
- ❑ 90% shifting operations are **inter-lane**



Motivation for shift-optimization

- ❑ 76% operations of SHA-3 are **shifting** in a vanilla PIM architecture
- ❑ 90% shifting operations are **inter-lane**



Prior works

Prior works

- Existing Data Alignments

Prior works

□ Existing Data Alignments

- JSSC'18:

<i>Lane A</i>	<i>Lane B</i>	<i>Lane C</i>	<i>Lane D</i>	<i>Lane E</i>
<i>Lane F</i>	<i>Lane G</i>	<i>Lane H</i>	<i>Lane I</i>	<i>Lane J</i>
<i>Lane K</i>	<i>Lane L</i>	<i>Lane M</i>	<i>Lane N</i>	<i>Lane O</i>
<i>Lane P</i>	<i>Lane Q</i>	<i>Lane R</i>	<i>Lane S</i>	<i>Lane T</i>
<i>Lane U</i>	<i>Lane V</i>	<i>Lane W</i>	<i>Lane X</i>	<i>Lane Y</i>
Intermediate				

SRAM subarray (JSSC'18)

Prior works

□ Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism

<i>Lane A</i>	<i>Lane B</i>	<i>Lane C</i>	<i>Lane D</i>	<i>Lane E</i>
<i>Lane F</i>	<i>Lane G</i>	<i>Lane H</i>	<i>Lane I</i>	<i>Lane J</i>
<i>Lane K</i>	<i>Lane L</i>	<i>Lane M</i>	<i>Lane N</i>	<i>Lane O</i>
<i>Lane P</i>	<i>Lane Q</i>	<i>Lane R</i>	<i>Lane S</i>	<i>Lane T</i>
<i>Lane U</i>	<i>Lane V</i>	<i>Lane W</i>	<i>Lane X</i>	<i>Lane Y</i>
Intermediate				

SRAM subarray (JSSC'18)

Prior works

□ Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift


<i>Lane A</i>	<i>Lane B</i>	<i>Lane C</i>	<i>Lane D</i>	<i>Lane E</i>
<i>Lane F</i>	<i>Lane G</i>	<i>Lane H</i>	<i>Lane I</i>	<i>Lane J</i>
<i>Lane K</i>	<i>Lane L</i>	<i>Lane M</i>	<i>Lane N</i>	<i>Lane O</i>
<i>Lane P</i>	<i>Lane Q</i>	<i>Lane R</i>	<i>Lane S</i>	<i>Lane T</i>
<i>Lane U</i>	<i>Lane V</i>	<i>Lane W</i>	<i>Lane X</i>	<i>Lane Y</i>
Intermediate				

SRAM subarray (JSSC'18)

Prior works

□ Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift




SRAM subarray (JSSC'18)

Prior works

□ Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift




SRAM subarray (JSSC'18)

Prior works

□ Existing Data Alignments


- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift



Prior works

□ Existing Data Alignments


- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift



Prior works

Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift




Prior works

Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift
- ISCA'18:

First inter-lane shift, then one XOR



SRAM subarray (JSSC'18)





SRAM subarray (ISCA'18)

Prior works

Existing Data Alignments



- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift
- ISCA'18:
 - shift implicitly



Prior works

Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift
- ISCA'18:
 - shift implicitly




Prior works


Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift
- ISCA'18:
 - shift implicitly
 - high latency (>10x JSSC'18)

First inter-lane shift, then one XOR



SRAM subarray (JSSC'18)




SRAM subarray (ISCA'18)

Prior works


Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift
- ISCA'18:
 - shift implicitly
 - high latency (>10x JSSC'18)

First inter-lane shift, then one XOR



SRAM subarray (JSSC'18)





SRAM subarray (ISCA'18)

Prior works


Existing Data Alignments

- JSSC'18:
 - highly utilize the parallelism
 - hard for inter-lane and intra-lane shift
- ISCA'18:
 - shift implicitly
 - high latency (>10x JSSC'18)
 - high control overhead




Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment



Inhale: Shift-optimized Data Alignment




- Shift-optimized Data Alignment
 - Place lane per row



Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment


- Place lane per row




Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment


- **Place lane per row**
- *Inter-lane* shifts are **costless** with the controller



Proposed *Inhale*



JSSC'18




ISCA'18


Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment


- **Place lane per row**
- *Inter-lane* shifts are **costless** with the controller



Proposed *Inhale*



JSSC'18






ISCA'18

Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment


- **Place lane per row**
- *Inter-lane* shifts are **costless** with the controller




Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment


- Place lane per row
- *Inter-lane* shifts are **costless** with the controller



Proposed *Inhale*



JSSC'18




ISCA'18

Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment


- **Place lane per row**
- *Inter-lane* shifts are **costless** with the controller
- *Intra-lane* shifts are performed with **small** shifters




Inhale: Shift-optimized Data Alignment

□ Shift-optimized Data Alignment


- **Place lane per row**
- *Inter-lane* shifts are **costless** with the controller
- *Intra-lane* shifts are performed with **small** shifters
- **Well balance the performance and overhead**



Proposed *Inhale*



JSSC'18



ISCA'18

Inhale: In-place read/write strategy


- In-place read/write strategy

Inhale: In-place read/write strategy

□ In-place read/write strategy

- Read/write order and address are carefully designed to save memory capacity and maintain generality of our solution in varied IoT devices


Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$


Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$


Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

Inhale: In-place read/write strategy




One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

Inhale: In-place read/write strategy




One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

Inhale: In-place read/write strategy




One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

Inhale: In-place read/write strategy




One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

Inhale: In-place read/write strategy




One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

Inhale: In-place read/write strategy




One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

Inhale: In-place read/write strategy



One round of SHA-3


$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

Inhale: In-place read/write strategy



One round of SHA-3


$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

Inhale: In-place read/write strategy



One round of SHA-3


$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

Inhale: In-place read/write strategy



In-place operation

One round of SHA-3


$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

Inhale: In-place read/write strategy



In-place operation

One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$


$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

Inhale: In-place read/write strategy



In-place operation

One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$


$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

Inhale: In-place read/write strategy



In-place operation

One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$


$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$


$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$


$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$


$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$


$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$


$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$


$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

$$CT_0^* = \text{rot}(CT_0, 1)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$


$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

$$CT_0^* = \text{rot}(CT_0, 1)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = XOR(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = rot(CT_4, 1)$$

$$CT_1 = XOR(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = XOR(CT_1, CT_4^*)$$

$$CT_1^* = rot(CT_1, 1)$$

$$CT_3 = XOR(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = XOR(CT_3, CT_1^*)$$

$$CT_3^* = rot(CT_3, 1)$$


$$CT_0 = XOR(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = XOR(CT_0, CT_3^*)$$

$$CT_0^* = rot(CT_0, 1)$$

$$CT_2 = XOR(C_0, H_0, M_0, R_0, W_0)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$


$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

$$CT_0^* = \text{rot}(CT_0, 1)$$

$$CT_2 = \text{XOR}(C_0, H_0, M_0, R_0, W_0)$$

$$FT_1 = \text{XOR}(CT_2, CT_0^*)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$


$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

$$CT_0^* = \text{rot}(CT_0, 1)$$

$$CT_2 = \text{XOR}(C_0, H_0, M_0, R_0, W_0)$$

$$FT_1 = \text{XOR}(CT_2, CT_0^*)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$


$$CT_0^* = \text{rot}(CT_0, 1)$$

$$CT_2 = \text{XOR}(C_0, H_0, M_0, R_0, W_0)$$

$$FT_1 = \text{XOR}(CT_2, CT_0^*)$$

$$CT_2^* = \text{rot}(CT_2, 1)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$


$$CT_0^* = \text{rot}(CT_0, 1)$$

$$CT_2 = \text{XOR}(C_0, H_0, M_0, R_0, W_0)$$

$$FT_1 = \text{XOR}(CT_2, CT_0^*)$$

$$CT_2^* = \text{rot}(CT_2, 1)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

$$CT_0^* = \text{rot}(CT_0, 1)$$

$$CT_2 = \text{XOR}(C_0, H_0, M_0, R_0, W_0)$$

$$FT_1 = \text{XOR}(CT_2, CT_0^*)$$

$$CT_2^* = \text{rot}(CT_2, 1)$$

$$FT_3 = \text{XOR}(CT_4, CT_2^*)$$

Inhale: In-place read/write strategy



One round of SHA-3

$$CT_4 = \text{XOR}(E_0, J_0, O_0, T_0, Y_0)$$

$$CT_4^* = \text{rot}(CT_4, 1)$$

$$CT_1 = \text{XOR}(B_0, G_0, L_0, Q_0, V_0)$$

$$FT_0 = \text{XOR}(CT_1, CT_4^*)$$

$$CT_1^* = \text{rot}(CT_1, 1)$$

$$CT_3 = \text{XOR}(D_0, I_0, N_0, S_0, X_0)$$

$$FT_2 = \text{XOR}(CT_3, CT_1^*)$$

$$CT_3^* = \text{rot}(CT_3, 1)$$

$$CT_0 = \text{XOR}(A_0, F_0, K_0, P_0, U_0)$$

$$FT_4 = \text{XOR}(CT_0, CT_3^*)$$

$$CT_0^* = \text{rot}(CT_0, 1)$$


$$CT_2 = \text{XOR}(C_0, H_0, M_0, R_0, W_0)$$

$$FT_1 = \text{XOR}(CT_2, CT_0^*)$$


$$CT_2^* = \text{rot}(CT_2, 1)$$

$$FT_3 = \text{XOR}(CT_4, CT_2^*)$$

Inhale: In-place read/write strategy




More than 50% of intermediate rows are saved




Inhale: Overall Architecture

High-performance, energy-efficient and low-overhead hashing engine




Inhale: Overall Architecture

High-performance, energy-efficient and low-overhead hashing engine




Inhale: Overall Architecture

High-performance, energy-efficient and low-overhead hashing engine




Inhale: Overall Architecture

High-performance, energy-efficient and low-overhead hashing engine



Inhale: Overall Architecture

High-performance, energy-efficient and low-overhead hashing engine



Evaluation Methodology

- ❑ Read and write latency:
 - PyMTL3 and OpenRAM for generating SRAM arrays
 - Synopsys Design Compiler for extracting latencies
 - Latencies of ReRAM array from DESTINY simulator
- ❑ Area and energy numbers simulated by DESTINY simulator
 - Kilo Gate Equivalent (KGE) is used to decouple the area overhead from the technology node
- ❑ For apples-to-apples comparison between different designs
 - *Inhale* and SHINE in 28nm ReRAM and SRAM are all evaluated

Jiang, Shunning, et al. "PyMTL3: A Python framework for open-source hardware modeling, generation, simulation, and verification." MICRO'20.


Guthaus, Matthew R., et al. "OpenRAM: An open-source memory compiler." ICCAD'16.

Poremba, Matt, et al. "Destiny: A tool for modeling emerging 3d nvm and edram caches." DATE'15.


Nagarajan, Karthikeyan, et al. "SHINE: A novel SHA-3 implementation using ReRAM-based in-memory computing." ISLPED'19

Comparison of different designs


Comparison of different designs




Comparison of different designs




Comparison of different designs




Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs





Comparison of different designs



Comparison of different designs



Comparison of different designs



Performance Scaling


Performance Scaling

- With power constraint

Performance Scaling

□ With power constraint


■ Inhale-Flex-ReRAM ■ Inhale-Opt-ReRAM ■ Inhale-Flex-SRAM ■ Inhale-Opt-SRAM ■ SHINE-1-ReRAM ■ SHINE-2-ReRAM



Performance Scaling

□ With power constraint


■ Inhale-Flex-ReRAM ■ Inhale-Opt-ReRAM ■ Inhale-Flex-SRAM ■ Inhale-Opt-SRAM ■ SHINE-1-ReRAM ■ SHINE-2-ReRAM



Performance Scaling

□ With power constraint

■ Inhale-Flex-ReRAM ■ Inhale-Opt-ReRAM ■ Inhale-Flex-SRAM ■ Inhale-Opt-SRAM ■ SHINE-1-ReRAM ■ SHINE-2-ReRAM




Performance Scaling

□ With power constraint

SHINE hits power earlier than *Inhale*

■ Inhale-Flex-ReRAM ■ Inhale-Opt-ReRAM ■ Inhale-Flex-SRAM ■ Inhale-Opt-SRAM ■ SHINE-1-ReRAM ■ SHINE-2-ReRAM




Performance Scaling

With power constraint

SHINE hits power earlier than *Inhale*

Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM




Without power constraint

Performance Scaling

With power constraint


SHINE hits power earlier than *Inhale*

Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM



Without power constraint

Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM




Performance Scaling

With power constraint


SHINE hits power earlier than *Inhale*

Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM



Without power constraint

Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM




Performance Scaling

With power constraint


SHINE hits power earlier than *Inhale*

Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM



Without power constraint


Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM



Performance Scaling

With power constraint


Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM



SHINE hits power earlier than *Inhale*

Without power constraint

Inhale-Flex-ReRAM Inhale-Opt-ReRAM Inhale-Flex-SRAM Inhale-Opt-SRAM SHINE-1-ReRAM SHINE-2-ReRAM



IoT devices have tight power budget

Conclusion

Conclusion

- *Inhale* provides **high performance, energy efficiency, low overhead** all by proposing an in-SRAM **hashing** engine

Conclusion

- ❑ *Inhale* provides **high performance, energy efficiency, low overhead** all by proposing an in-SRAM **hashing** engine
- ❑ **Shift-optimized data alignment** and **in-place read/write strategy** are proposed to efficiently map the algorithm to the *Inhale* architecture

Conclusion

- ❑ *Inhale* provides **high performance, energy efficiency, low overhead** all by proposing an in-SRAM **hashing** engine
- ❑ **Shift-optimized data alignment** and **in-place read/write strategy** are proposed to efficiently map the algorithm to the *Inhale* architecture
- ❑ *Inhale* can achieve **up to 14x** throughput-per-area, **172x** throughput-per-area-per-energy than state-of-the-art

Conclusion

- ❑ *Inhale* provides **high performance, energy efficiency, low overhead** all by proposing an in-SRAM **hashing** engine
- ❑ **Shift-optimized data alignment** and **in-place read/write strategy** are proposed to efficiently map the algorithm to the *Inhale* architecture
- ❑ *Inhale* can achieve **up to 14x** throughput-per-area, **172x** throughput-per-area-per-energy than state-of-the-art
- ❑ Future work is providing an end-to-end solution for IoT security, and supporting other cryptographic operations

Q&A
